

Introduction to microprocessors.

A microprocessor is a computer processor which incorporates the functions of a computer's central processing unit (CPU) on a single integrated circuit (IC), or at most a few integrated circuits.

The microprocessor is a multipurpose, clock driven, register based, digital - integrated circuit which accepts binary data as input, processes it according to instructions stored in its memory, and provides results as output.

Microprocessors contain both combinational logic and sequential digital logic. Microprocessors operate on numbers and symbols represented in the binary numerical system.

Generation of microprocessors:-

① Intel 4004 (1971).

- 4-bit microprocessor
- 4 KB main memory
- 45 instructions
- PMOS Technology
- was first programmable device which was used in calculators.

② INTEL 8008 (1972):

- 8-bit version of 4004
- 16KB main memory
- 48 instructions
- Pmos technology
- slow.

③ INTEL 8080 (1973):

- 8-bit microprocessor
- 64KB main memory
- 2 microseconds clock cycle time
- 500,000 instructions/sec.
- 10X faster than 8008
- N mos technology
- Drawback was that it needed three power supplies.
- Small computers (microcomputers) were designed in mid 1970's using 8080 as CPU.

④ INTEL 8086/8088:

- Year of introduction 1978 for 8086 and 1979 for 8088.
- 16-bit microprocessors.
- Data bus width of 8086 is 16 bit and 8-bit for 8088
- 1MB main memory.

↓ ⑤

→ 400 nanoseconds clock time

→ 6 byte instruction cache for 8086 and 4 byte for 8088

→ In 1981 IBM decided to use 8088 in its personal computer.

⑤ INTEL 80186 (1982)

→ 16-bit microprocessor - upgraded version of 8086

→ 1 MB main memory.

→ contained special hw like programmable counters, interrupt controller etc.

→ Never used in the PC.

→ But was ideal for systems that required a minimum of hardware.

⑥ INTEL 80286 (1983)

→ INTEL

→ 16-bit high performance microprocessor with memory management & protection.

→ 16 MB main memory

→ Few additional instructions to handle extra 15 MB

→ Instruction execution time is as little as 250 ns.

→ Concentrates on the features needed to implement Multitasking.

- Intel 80886 (1986)
- Intel 80486 (1989)
- Pentium (1993)
- Pentium Pro (1995)
- Pentium II (1997)
- Pentium III (1999)
- Pentium IV (2002)
- Latest is Intel i9 processor

⇒ 8086 Architecture:

→ The 8086 is mainly divided into mainly two blocks

① Execution Unit (EU)

② Bus Interface (BIU)

→ Dividing the work b/w these two will speedup the processing


① Execution Unit (EU):

→ The execution unit tells the BIU where to fetch instructions or data from

→ decodes instruction and


→ executes instructions

→ the execution unit contains:-



→ The Execution unit contains:

- ① Control Circuitry
- ② ALU
- ③ FLAGS
- ④ General purpose registers
- ⑤ pointer and Index registers.



8086 Architecture of 8086

⑤

① Control Circuitry:-

- It directs internal operations.
- A decoder in the EU translates instruction fetched from memory into series of actions which the EU carries out.

② Arithmetic Logic Unit:- 16-bit ALU used to carry the

operations:

- ADD
- SUBTRACT
- XOR
- INCREMENT
- DECREMENT
- COMPLEMENT
- SHIFT BINARY NUMBERS

③ FLAG REGISTERS:-

- A flag is a flip flop that indicates some condition produced by execution of an instruction or controls certain operation of the EU.

→ It is 16 bit

- It has nine active flags, divided into two types

① Conditional flags.


② Control flags.

① Conditional flags:-

- ① carry flag (CY)
- ② auxiliary flag (AC)
- ③ parity flag (PF)
- ④ zero flag (ZF)
- ⑤ sign flag (SF)

① carry flag (CY):- This flag indicates an overflow condition for unsigned integer arithmetic. It is also used in multiple-precision arithmetic. ⑥

Flag Register :-



X = undefined

SF = sign flag → when S=1 if MSB of ALU result = 1

ZF = Zero flag → when Z=1 if ALU result = 00h

PF = parity flag, when every P=1 if ALU result is even parity

CY = carry flag, CY=1 if carry (or) borrow occurs during addition or subtraction.

AC = Auxiliary carry

ex: $\text{BC} \rightarrow 12$
 $\text{DE} \rightarrow 04$

9A

→ carry from lower to upper nibble (or)
 Borrow from upper to lower nibble.

$$\begin{array}{r} 1011 \quad 1100 \\ 1101 \quad 1110 \\ \hline 1001 \quad 1010 \end{array}$$

$26 - 16 = 10$

$25 - 16 = 9$

ex: $\text{BC} \rightarrow 12$
 $\text{DE} \rightarrow 04$

| | | | | | | | | |
|-----------|----|----|----|-----------|----|----|----|----|
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| BC | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| DE | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| <u>9A</u> | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| Carry | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| | | | | <u>9A</u> | | | | |

S = 1
 Z = 0
 P = 1
 CY = 1
 AC = 1

(7h)

④ Auxiliary Flag (AC):- It an operation performed in ALU generates a carry/borrow from lower nibble (i.e D0-D3) to upper nibble (i.e 04-07), the ac flag is set. i.e carry given by D3 bit to 04 is ac flag. this is not a general-purpose flag, it is used internally by the processor to perform Binary to BCD conversion.

⑤ Parity Flag (PF):- this flag is used to indicate the parity of result. If lower order 8-bits of the result contains even number of 1's the parity flag is set and for odd number of 1's the parity flag is reset.

⑥ Zero Flag (ZF):- it is set; if the result of arithmetic or logical operation is zero else it is reset.


⑦ Sign Flag (SF): In sign magnitude format the sign of number is indicated by MSB bit. If the result of operation is negative, sign flag is set.

⑧ Control flags:- Control flags are set or reset deliberately to control the operations of the execution unit. Control flags are as follows:

→ Trap Flag (TF):- It is used for single step control. It allows user to execute one instruction of a program at a time for debugging. when trap flag is set, program can be run in single step mode.

Ex 2

carry flag $\rightarrow 1 \rightarrow$ carry generated




FFFFH
 + 0001H

 ①0000
 Accumulator

parity flag $\rightarrow 0015H \rightarrow 0000\ 0000\ 0001\ 0101$
 After an operation.

PF = 0 \rightarrow odd number of 1's

PF = 1 \rightarrow even number of 1's



AF = 1, CF = 0


zero flag $\rightarrow Z=1$; Content of Accumulator is zero

$Z=0$, Content of Accumulator is not zero

sign flag \rightarrow 1000 1111 [most significant bit]

$S=1$, $S=0$
 \downarrow \downarrow
 (-ve) (+ve)

overflow flag :-



8086 ArchitectureIntroduction to microprocessors.

A microprocessor is a computer processor which incorporates the functions of a computer's central processing unit (CPU) on a single integrated circuit (IC), or at most a few integrated circuits.

The microprocessor is a multipurpose, clock driven, register based, digital - integrated circuit which accepts binary data as input, processes it according to instructions stored in its memory, and provides results as output.

Microprocessors contain both combinational logic and sequential digital logic. Microprocessors operate on numbers and symbols represented in the binary numerical system.

Generation of microprocessors:-

① Intel 4004 (1971).

- 4-bit microprocessor
- 4 KB main memory
- 45 instructions
- PMOS technology
- was first programmable device which was used in calculators.

② INTEL 8008 (1972) :-

- 8-bit version of 4004
- 16 KB main memory
- 48 instructions
- PMOS technology.
- slow.

③ INTEL 8080 (1973) :-

- 8-bit microprocessor
- 64 KB main memory
- 2 microseconds clock cycle time
- 500,000 instructions/sec.
- 10X faster than 8008
- NMOS Technology
- Drawback was that it needed three power supplies.
- Small computers (microcomputers) were designed in mid 1970's using 8080 as CPU.

④ INTEL 8086/8088 :-

- Year of introduction 1978 for 8086 and 1979 for 8088.
- 16-bit microprocessors.
- Data bus width of 8086 is 16 bit and 8-bit for 8088
- 1 MB main memory.

↓ ②

- 400 nanoseconds clock time
- 6 byte instruction cache for 8086 and 4 byte for 8088
- In 1981 IBM decided to use 8088 in its personal computer.

⑤ INTEL 80186 (1982)

- 16-bit microprocessor - upgraded version of 8086
- 1 MB main memory.
- contained special h/w like programmable counters, interrupt controller etc.
- Never used in the PC.
- But was ideal for systems that required a minimum of hardware.

⑥ INTEL 80286 (1983)

- INTEL
- 16-bit high performance microprocessor with memory management & protection.
- 16 MB main memory
- Few additional instructions to handle extra 15 MB
- Instruction execution time is as little as 250 ns.
- Concentrates on the features needed to implement multitasking.

- Intel 80886 (1986)
- Intel 80486 (1989)
- Pentium (1993)
- Pentium Pro (1995)
- Pentium II (1997)
- Pentium III (1999)
- Pentium IV (2002)
- Latest is Intel i9 processor

⇒ 8086 Architecture:-

→ The 8086 is mainly divided into mainly two blocks

- ① Execution Unit (EU)
- ② Bus Interface (BIU)

→ Dividing the work b/w these two will speedup the processing


① Execution Unit (EU):-

→ The Execution unit tells the BIU where to fetch instructions or data from

→ Decodes instruction and

→ Executes instructions

→ The Execution unit contains:-



→ The Execution unit contains:

- ① Control Circuitry
- ② ALU
- ③ FLAGS
- ④ General purpose Registers
- ⑤ pointer and Index registers.




Fig: Architecture of 8086

⑤

① Control Circuitry:-

- It directs internal operations.
- A decoder in the EU translates instruction fetched from memory into series of actions which the EU carries out.

② Arithmetic Logic Unit:- 16-bit ALU used to carry the operations.

- ADD
- SUBTRACT
- XOR
- INCREMENT
- DECREMENT
- COMPLEMENT
- SHIFT BINARY NUMBERS

③ FLAG REGISTERS:-

- A flag is a flip flop that indicates some condition produced by execution of an instruction or controls certain operation at the EU.

→ It is 16 bit

- It has nine active flags, divided into two types

① Conditional flags.

② Control flags.

① Conditional flags:-

- ① carry flag (CY)
- ② Auxiliary flag (AC)
- ③ parity flag (PF)
- ④ zero flag (ZF)
- ⑤ sign flag (SF)

① carry flag (CY):- This flag indicates an overflow condition for unsigned integer arithmetic. It is also used in multiple-precision arithmetic. ⑥

② Auxiliary Flag (AC):- If an operation performed in ALU generates a carry/borrow from lower nibble (i.e. D0-D3) to upper nibble (i.e. D4-D7), the AC flag is set. i.e. carry given by D3 bit to D4 is AC flag. This is not a general-purpose flag; it is used internally by the processor to perform Binary to BCD conversion.

③ Parity Flag (PF):- This flag is used to indicate the parity of result. If lower order 8-bits of the result contains even number of 1's the parity flag is set and for odd number of 1's the parity flag is reset.

④ Zero Flag (ZF):- It is set; if the result of arithmetic or logical operation is zero else it is reset.

⑤ Sign Flag (SF):- In sign magnitude format the sign of number is indicated by MSB bit. If the result of operation is negative, sign flag is set.

⑥ Control flags:- Control flags are set or reset deliberately to control the operations of the execution unit. Control flags are as follows:

→ Trap Flag (TF):- It is used for single step control. It allows user to execute one instruction of a program at a time for debugging. When trap flag is set, program can be run in single step mode.

Flag Register:-

| | | | | | | | | | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|---|----|---|----|---|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| X | X | X | X | OF | DF | IF | TF | SF | ZF | X | AC | X | PF | X | CY |

X = undefined

SF = sign flag → when S=1 if msb of ALU result = 1

ZF = Zero flag → when Z=1 if ALU result = 00h

PF = parity flag, when every P=1 if ALU result is even parity

CY = carry flag, CY=1 if carry (or) borrow occurs during addition or subtraction.

AC = Auxiliary carry

→ carry from lower to upper nibble (or)

Borrow from upper to lower nibble.

Ex: ① Hex decimal

BC → 12
DE → 14
① 9A

1011 1100
1101 1110
① 1001 1010

26 - 16 = 10

25 - 16 = 9

S = 1

Z = 0

P = 1

CY = 1

AC = 1

Ex: ① BC

DE → 1101 1100
① 9A → 1001 1010
Carry → 1001 1010
① 9A

① 71

Ex 2

carry flag 1 → carry generated


0 → carry not generated

FFFFH
 + 0001H

 ①0000
 Accumulator

parity flag → 0015H → 0000 0000 0001 0101
 After an operation. PF = 0 → odd number of 1's

PF = 1 → even number of 1's



AF = 1, AF = 0

zero flag → Z = 1, content of Accumulator is zero

Z = 0, content of Accumulator is not zero

sign flag → MSB LSB
 1000 1111 [most significant bit]

S = 1, S = 0
 ↓ ↓
 (-ve) (+ve)

overflow flag :-

| | | | |
|--|-------|--------|-----------|
| | 7FH | (+127) | |
| | 01H | (+1) | |
| | ----- | | |
| | 80H | -128 | Over = 1. |

+ve change to +ve (number) 0111 1111
 ↓
 1000 0000

(712)

→ ① Trap flag → debugging

$T = 1$, single step

$T = 0$, debugging mode is off

② Interrupt flag → $IF = 1$, INTR (we want generated Interrupt)
 $IF = 0$, INTR (we don't want generated Interrupt)
Put $IF = 1$ else.

③ Direction flag → $DF = 1$, DI

$DF = 1$ decrement by 1

$DF = 0$ incremented by 0

→ Interrupt flag :- It is an interrupt enable/disable flag. If it is set, the maskable interrupt of 8086 is enabled and if it is reset, the interrupt is disabled. It can be set by executing instruction sti and can be cleared by executing cli instruction.

→ Direction flag :- It is used in string operation. If it is set, string bytes are accessed from higher memory address to lower memory address. When it is reset, the string bytes are accessed from lower memory address to higher memory address.

⇒ General Purpose Registers :-

→ The registers AX, BX, CX, and DX are the general 16-bit registers.



① AX Registers : Accumulator register consists of two 8-bit registers AL and AH, which can be combined together and used as a 16-bit register AX. AL in this case contains the low-order byte of the word, and AH contains the high order byte. Accumulator can be used for I/O operation, rotate and string manipulation.

② BX Registers :- This register is mainly used as a base register. It holds the starting base

Segment Registers:-

definition:- generates memory addresses.

- CS (Code segment): holds the code (programs & procedures)
- DS (Data segment): contains most data used by a program
- ES (Extra segment): Additional data segment (contains of other registers.)
- SS (stack segment):- defines area of memory used for the stack.



$$* PA = \text{Segment} \times 10H + \text{offset Address}$$

⇒ Memory Segmentation:-

- total memory size is divided into segments of various size.

Just an area on memory

→ In memory data is stored as bytes.


→ 8086 has 20 line address bus. data bus = 16
addr bus = 20

→ with 20 add lines, the memory can be addressed as 2^{20} bytes = 1MB.

from 00000H to FFFFFH (9)



Physical Address of 8086 :- ↓



- Each reg stores the base add (Starting Address) because segment register cannot store 20 bits.
- ⊕ How is 20 bit address obtained if there are only 16-bit reg.?

Ex:- DS : 2222H = 16 bit data

BIU appends 0H to LSB of add

Base add of DS = 22220H = 20 bit add

logical add: 2222H : 0016H

Value of ← LL offset
ds

→ To calculate effective add of memory.

BIU uses the formula as

$$\text{Effective address} = \text{Starting add of segment} + \text{offset}$$

→ The content of following registers are

CS = 1111H DS = 1678H ES = 1298H SS = 6789H

IP = 6721H BX = 7865H DI = 1235H, BP = 7821H

In CS, DS, ES & SS.

P.A of CS ⇒ seg add of CS × 10H + offset add

$$\begin{aligned} \text{CS} &= 1111 \times 10\text{H} + 6721\text{H} \\ &= 17831\text{H} \end{aligned}$$

(10)

→ L.A of CS = CS:IP

$$= 1111H : 6721H$$

L.A ⇒ generate by

② Physical add of ES = $1298H \times 10 + 1235H$

$$= 12980 + 1235$$

$$= 13BB5H$$

$$\begin{array}{r} 12980 \\ + 1235 \\ \hline 13BB5 \end{array}$$

Logical add = ES:DI

$$= 1298H:1235H$$

① Given a physical address and offset address calculate corresponding segment address of ES?

Ans: PA = 13BB5H offset add = 1235H

$$PA = ES \times 10h + \text{offset}$$

$$ES = \frac{PA - \text{offset}}{10h} = \frac{13BB5H - 1235H}{10h}$$

$$= \frac{12980}{10} = 1298H$$

② calculate the P.A for following registers.

SS: 3864H SP: 1735H , BP: 4826H

→ The address calculate when BP is taken as ^{SS} the offset gives the starting address of stack

→ The address when 'SP' is taken as offset denotes the memory location when the top of stack lies.

case ① : $SS \times 10h + SP$
 $3864 \times 10 + 1735$
 $= 37A35H$ (20 bits)

case ② : $SS \times 10h + BP$
 $3864 \times 10 + 4826$
 $= 41226H$ (20 bits)

| <u>Segment</u> | <u>Offset Registers</u> | <u>Function</u> |
|----------------|-------------------------|--|
| CS | IP | Address of the next instruction |
| DS | BX, DI, SI | Address of Data |
| SS | SP, BP | Address in the stack |
| ES | BX, DI, SI | Address of destination data (for string operations) |

1) Given a string address and offset, calculate the physical address.

Example: DS = 1000H, SI = 1000H, DI = 1000H, offset = 1000H

Physical Address = Segment Address × 16 + Offset

$1000H \times 16 + 1000H = 10000H + 1000H = 11000H$

2) Calculate the length of a string operation.

Example: ES = 1000H, SI = 1000H, DI = 1000H, offset = 1000H

Length = (DI - SI) / 2

$(1000H - 1000H) / 2 = 0H / 2 = 0H$

3) Calculate the physical address of a string operation.

Example: ES = 1000H, SI = 1000H, DI = 1000H, offset = 1000H

Physical Address = Segment Address × 16 + Offset

$1000H \times 16 + 1000H = 10000H + 1000H = 11000H$

4) Calculate the physical address of a string operation.

Example: ES = 1000H, SI = 1000H, DI = 1000H, offset = 1000H

Physical Address = Segment Address × 16 + Offset

$1000H \times 16 + 1000H = 10000H + 1000H = 11000H$

5) Calculate the physical address of a string operation.

Example: ES = 1000H, SI = 1000H, DI = 1000H, offset = 1000H

Physical Address = Segment Address × 16 + Offset

$1000H \times 16 + 1000H = 10000H + 1000H = 11000H$

6) Calculate the physical address of a string operation.

Example: ES = 1000H, SI = 1000H, DI = 1000H, offset = 1000H

Physical Address = Segment Address × 16 + Offset

$1000H \times 16 + 1000H = 10000H + 1000H = 11000H$

7) Calculate the physical address of a string operation.

Example: ES = 1000H, SI = 1000H, DI = 1000H, offset = 1000H

Physical Address = Segment Address × 16 + Offset

$1000H \times 16 + 1000H = 10000H + 1000H = 11000H$

8) Calculate the physical address of a string operation.

Example: ES = 1000H, SI = 1000H, DI = 1000H, offset = 1000H

Physical Address = Segment Address × 16 + Offset

$1000H \times 16 + 1000H = 10000H + 1000H = 11000H$

9) Calculate the physical address of a string operation.

Example: ES = 1000H, SI = 1000H, DI = 1000H, offset = 1000H

Physical Address = Segment Address × 16 + Offset



$1000H \times 16 + 1000H = 10000H + 1000H = 11000H$

10) Calculate the physical address of a string operation.

Example: ES = 1000H, SI = 1000H, DI = 1000H, offset = 1000H

Physical Address = Segment Address × 16 + Offset

$1000H \times 16 + 1000H = 10000H + 1000H = 11000H$




- Ex:-
- 1) Normally used for storing temporary results.
 - 2) Each of the registers is 16 bits wide (AX, BX, CX, DX)
 - 3) Can be accessed as either 16 or 8 bits (AX, AH, AL)

① Asm :- write & execute the an Assembly language programming to find the two 8-bit addition.

```

    0011 0010
    ^   ^
    → MOV AL, 32H
    → MOV BL, 42H
    → ADD AL, BL
    INT 03H
  
```


↓
stopping the program



Write a program to find the two 8-bit substrations

```

MOV AL, 78H
MOV BL, 15H
SUB AL, BL
INT 03H
    
```



i/p \rightarrow AL, BL
o/p \rightarrow AL


- \rightarrow **AX**: Accumulator Register
- \rightarrow preferred register to use in arithmetic, logic and data transfer instructions because it generates the shortest Machine Language code.
- \rightarrow must be used in multiplication and division operations
- \rightarrow must also be used in I/O operations.

BX: Base Register
- Also serves as an address Register.

CX: Count Register
 \rightarrow used as a loop counter
 \rightarrow used in shift and rotate operations

```

EX: MOV AL, 32H
     MOV BL, 42H
     MOV CL, 02H
     L1: ADD AL, BL
     LOOP L1
    
```



L1 is label.

\rightarrow The condition is satisfied ~~crossed~~ satisfied ~~crossed~~ Jump into (next instruction) specified label (L1) (12)

Instruction set of 8086

→ 8086 MPU supports 8 types of Instruction.

- ① Data Transfer Instruction
- ② Arithmetic Instruction
- ③ Bit Manipulation Instruction
- ④ string Instruction
- ⑤ program execution Transfer instruction
(branch & loop Inst)
- ⑥ Processor control instruction.
- ⑦ Iteration control Instruction
- ⑧ Interrupt Instruction.

① Data Transfer Instruction:- These Instruction are used to Transfer the data from the source operand to the destination operands.

→ following are the list of Inst under this group.

① Instruction to transfer a word

ex:- MOV, PUSH, POP, XCHG . etc

② Instruction to transfer the address

ex:- LEA, LDS, LES.

③ Instruction for input & output

ex:- IN, OUT.

④ Instruction to transfer flag reg

ex:- LAHF, SAHF, PUSHF, POPF

⑦ Iteration control Instruction:- these instructions are used to execute the given instruction for number of times.

① LOOP - used to loop a group of instructions until the condition satisfies is $CX = 0$.

② LOOPE / LOOPZ - used to loop a group of instructions till it satisfies. $ZF = 1$ & $CX = 0$

③ LOOPNE / LOOPNZ - used to loop a group of instructions till it satisfies $ZF = 0$ & $CX = 0$.

④ JCXZ - used jump to the provided address if $CX = 0$.

⑧ Interrupt Instructions:- these instructions are used to call the interrupt during program

① INT - used to interrupt the program during execution and calling service specified

② INTR - used to interrupt the program during execution if $OF = 1$.

③ IRET - used to return from interrupt service to the main program.

② Arithmetic Instructions:- These instructions are used

to perform arithmetic operations addition, subtraction, multiplication, division etc.

① Instruction to perform addition

ex: ADD, ADC, INC, AAA etc

② Instruction to perform multiplication

ex: MUL, IMUL, AAM.
↳ signed multiplication,

③ Instruction to perform subtraction

ex: SUB, SBB, DEC, AAS. etc.

④ Instruction to perform division

ex: DIV, IDIV, AAD.

③ Bit Manipulation Instructions:- These instructions are used to perform operations where data bits are involved in operations like logical shift etc.

① Instructions to perform logical operations

ex: NOT, AND, XOR, TEST.

② Instructions to perform shift operations

ex: SHL/SAL, SHR, SAR.

③ Instructions to perform rotate operations

ex: ROL, ROR, RCR, RCL.

④ String Instructions:- string is a group of bytes/words and their memory is always allocated in a sequential order

① REP,

② REPE/REPZ

③ REPNE/REPNZ

④ MOVS/MOVS B/MOVS W

⑤ COMS/COMS B/COMS W

⑥ INS/INS B/INS W

⑦ OUTS/OUTS B/OUTS W.

⑤ Program Execution Transfer Instructions:- 2/2

→ these instructions are used to transfer/branch the instructions during an execution.

It includes the following instructions:-

① Instructions to transfer the instruction during an execution without any conditions.

Ex:- CALL, RET, JMP.

② Instructions to transfer the instruction during an execution with some conditions.

Ex:- JC, JF, JZ, JNC, JS, JO etc.

⑥ Processor Control Instructions:- these instructions are used to control the processor action by setting/resetting the flag values.

STC - used to set carry flag CF to 1.

CLC - used to clear/reset carry flag CF to 0.

CMC - used to put complement of the state of carry flag CF.

STD :- used to set the direction flag DF to 1.

CDD :- used to clear/reset the direction flag DF to 0.

STI :- used to set the interrupt enable flag to 1.
↳ Enable INTR input.

CLI :- used to clear the interrupt enable flag to 0.
↳ Disable INTR input.

of the internal interrupt: The interrupt initiated by external hardware by reading an appropriate signal to the processor is called hardware interrupt.

(2) Vectored and non-vector interrupt:
 Vectored interrupt: If a program control automatically branch to a specific address when an interrupt signal is received by the processor. Such an interrupt is called vectored interrupt.
 Non-vector interrupt: In non-vector interrupt, the interrupting device should inform the processor to the internal

the interrupting device should supply the address of the interrupting device to be executed in response to the internal interrupt and non-trappable; the interrupt which can be disabled

(3) Maskable and non-maskable interrupt:
 Maskable interrupt: The interrupt which can be disabled or masked by the processor which can be disabled or masked or disabled is called maskable interrupt.
 Non-maskable interrupt: The interrupt which can be disabled or masked or disabled is called non-maskable interrupt.

Example: Non maskable interrupt: The interrupt which can be disabled or masked or disabled is called non-maskable interrupt.
 Example: Maskable interrupt: The interrupt which can be disabled or masked or disabled is called maskable interrupt.

* Hardware Interrupt:- The interrupts initiated by external hardware by sending an appropriate signal to the interrupt pin of the processor is called Hardware Interrupt.

ex:- NMI, INTR
② Vectored and Non-vectored Interrupts.
* vectored Interrupts:- If a program control automatically branches to a specific address when an interrupt signal is accepted by the processor, such an interrupt is called vectored interrupt.

* Non-vectored Interrupts:- In non-vectored interrupts the interrupting device should supply the address of the ISR to be executed in response to the interrupt.

Maskable and Non-maskable:-


Maskable Interrupt:- the interrupt which can be disabled (rejection), then it is called Maskable Interrupt.

ex:- INTR pin of 8086
Non-maskable interrupt:- the interrupt which can not be rejected or disabled is called non-maskable interrupt.
ex:- NMI pin of 8086.

→ Upon receiving an interrupt signal, the microprocessor holds whatever it is doing and saves the corresponding device.

→ the program associated with the interrupt is called the interrupt service routine (ISR).

⇒ what happened when interrupt is occurred.



⇒ classification of interrupts:- Interrupt can be classified as three types.

- ① software and hardware
- ② vectored & non-vectored
- ③ maskable & non-maskable.

① software and hardware:-

* software interrupts:- the interrupts generated by special instructions are called software interrupts and they are used to implement system services/calls.

Interrupts of 8086 :-

* "the process of interrupting the normal execution of the program to carry out the specific task is called as an interrupt".

→ Processor can be interrupted by following ways:-

- ① By an external signal generated by a peripheral
- ② By an internal signal generated by a special instruction in the program.
- ③ By an internal signal generated due to an exceptional condition which occurs while executing an instruction.

→ Data Transfer b/w processor and I/O devices:-

* Data transfer b/w processor and I/O devices can be done in following 2 ways

- (a) Polling method
- (b) Interrupt method.


(a) Polling method:- In polling method, the microprocessor continuously monitors the status of a given device, when the status condition is met, it performs the service. After that, it moves on to the next device until each one is serviced.

(b) Interrupt method:- In ~~polling~~ interrupt method, whenever any device needs service from microprocessor, the device notifies to processor by sending signal (called interrupt).

| \overline{BHE} | A_0 | Indication | Data lines used |
|------------------|-------|--|-----------------|
| 0 | 0 | whole word | D0-D15 |
| 0 | 1 | upper byte from (cs) to odd addresses | D8-D15 |
| 1 | 0 | lower byte from (cs) to even addresses | D7-D0 |
| 1 | 1 | None | X |


Table of \overline{BHE} , A_0

- read/write a byte from an even address 10 - D₇ D₀
- read/write a byte from an odd address 01 → D₁₅ - D₈
- read/write a word from an even address 00 → D₁₅ - D₀
- None = 11 - X
- read/write a word from an odd address



Physical Memory Organization

→ 1MB = 1KB x 1KB = 1024 KB





→ 8086 mp is 16-bit.

→ word (two bytes)

- ⊙ Both the bytes may be data
- ⊙ Both the bytes may be opcode
- ⊙ one of the byte may be opcode while other may be data

→ 16-bit



→ that operand will be moved into AX Register.

⑧ Based relative Addressing mode:-

MOV AX, 12H [BX]

MOV AX, 1234H [BX]

Here 1234H or 12H is the displacement and it will be added with BX register content to generate the address.

→ this address will contain the data (operand), that will be moved in to destination register AX.

⑨ Indexed relative Addressing mode:-

MOV AX, 12H [SI]

MOV AX, 1234H [SI]

→ Here 1234H (or) 12H is the displacement and it will be added with SI register content to generate the address.

→ this address will contain the data (operand), that will be moved in to destination register AX.

⑩ Based indexed relative Addressing mode:-

MOV AX, 1234H [BX][SI]

→ Here 1234H is the 16-bit displacement, that will be added with BX + SI content to generate the address.

→ that address will contain the data, that data is moved in to AX register.


⑤ Based Addressing mode:- In this Addressing mode ^{the} the offset add of operand is given by the sum of contents of BX/BP reg and 8/16-bit displacement.

MOV DX, [BX+04]

MOV AX, [BX]

MOV AX, [BP]

→ Here in this addressing mode we will use BX or BP as source registers.
 → The content of BX or BP will contain the address.



→ In that address we have the data (operand), that will be moved in to AX (Destination) Register.

⑥ Indexed Addressing mode:-

MOV AX, [SI]

MOV AX, [DI]

→ Here in this addressing mode we will use SI or DI Registers as source registers.

→ The content of SI or DI will contain the address.

→ In that address we have the data (operand), that will be moved in to AX Register.

⑦ Based Indexed Addressing mode:-


MOV AX, [BX][SI]

→ In this addressing mode the content of BX and SI will be added.

→ Then that content is a address, which contains the data (operand)

② Register Addressing mode:- It means that the register is the source of an operand for instruction.

ex:- MOV AX, BX
MOV AL, BL




copies content of 16-bit BX into AX 16-bit reg.

- Here source register is BX or BL.
- destination register is AX or AL
- the BL (8-bit) or BX (16-bit) will contain the operand
- Instruction is 'mov'.

③ Direct Addressing mode:- The addressing mode in which the effective address of memory location is written directly in the instruction.

MOV AX, [4000H]
MOV AL, [4000H]

| Memory | |
|--------|-----|
| 2000H | 256 |
| 3000H | 257 |
| 4000H | 258 |
| 5000H | 259 |
| 6000H | 260 |



- Here [4000H] is the memory location. In that memory location we have the data (operand).
- when 4000H is brackets then its become an address.

④ Indirect Addressing mode:- this addressing mode allow data to be addressed at any memory be through an offset addressing held in any of instruction the following BP, BX, DI & SI.

MOV AX, [BX];

- Here the content of the BX register is the address
- that address will contain the data (operand)
- that operand will be moved into AX register.

| Register | Value | Memory location |
|----------|-------|-----------------|
| AX | 1234 | 1111H |
| AH | 1324 | 2222H |
| BX | 1334 | 3333H |
| BL | 1445 | 4444H |

Addressing Modes of 8086

→ The way in which the operands (Data) are accessed by an instruction.



- ① Immediate addressing mode
- ② Register Addressing mode
- ③ Direct Addressing mode
- ④ Indirect Addressing mode.
- ⑤ Based Addressing mode
- ⑥ Indexed Addressing mode
- ⑦ Based Indexed Addressing mode.
- ⑧ Based Relative Addressing mode
- ⑨ Indexed relative Addressing mode
- ⑩ Based indexed relative Addressing mode.

① Immediate Addressing mode:-

The addressing mode in which the data operand is part of the instruction itself.

ex: MOV AL, 34H

MOV AX, 1234H



→ Here MOV is the data transfer instruction.

→ AL (or) AX is the destination register

→ 1234H is the hexadecimal data (operand)

→ the operand will be moved in to destination Register.

Signal Descriptions of 8086 :-

1. GND :- Ground pin it connects larger currents to the ground.




fig: pin diagram of 8086.

2. AD14-AD0 } :- These lines are called Multiplexed lines
AD15.

So there are total 16 Multiplexed lines. In this the address is available on the address lines during T_1 and the data is available on

→ GND:- Two ground pins are there, in order to reduce the power dissipation in the processor with in the processor.

⇒ Function of PINS in minimum mode:-

- M/\overline{IO} ⇒ ① $M/\overline{IO} = 1$, processor performs the memory read/write operation.
- \overline{WR}
- $\overline{DT}/\overline{R}$ ⇒ ② $M/\overline{IO} = 0$, processor performs the I/O read/write operation.
- \overline{DEN}
- \overline{ALE}
- \overline{INTA} ⇒ \overline{WR} : this indicates the 8086 microprocessor sending the data to memory or I/O devices.
- HOLD ⇒ $\overline{DT}/\overline{R}$: this signal indicates that the 8086

Data bus transmitting or receiving the data.

* if it is logic 1 - transmitting.

* if it is logic 0 - receiving.

→ these signals are used to control the data flow direction in external data bus buffers.

→ \overline{DEN} : this signal is used to enable the external data bus buffer.

* for logic 0, the data is transferred on data bus.

* for logic 1, no dataflow on the data bus.

→ ALE: this signal is high, it indicates that the 8086 multiplexed address/data bus ($A_{15}-A_0$) and multiplexed address/status ($A_{19}/S_6 - A_{16}/S_3$) contain address, which can be either address of memory or I/O device.

MN/MX - This pin is used to select the minimum mode or maximum mode of the 8086.

→ MN (+5V) - single processor

→ \overline{MX} (ground) - multi-processor

RD - whenever the read signal is logic 0 the processor reads the data from the memory or from I/O devices through data lines.

READY - This input is used to insert the wait state into timing cycle of the 8086.

→ If the ready pin is at logic 1, it has no effect on the operation.

→ If it is logic 0 the 8086 enters into the wait state and remains idle.

→ This pin is used to synchronize the slowly peripheral devices with processor.

RESET - This input causes the 8086 to RESET.

→ It held logic 1 for minimum of clock cycle of 4 clocking periods.

→ When ever 8086 reset, the CS and IP initialized to FFFFH and 0000H.

→ All other registers are initialized to 0000H.

→ This causes the 8086 has execute the program from the location FFFF0H.

function of status bits S3-S4 :-

2/4

| S4 | S3 | segment accessed |
|----|----|------------------|
| 0 | 0 | ES |
| 0 | 1 | SS |
| 1 | 0 | CS |
| 1 | 1 | DS |

NMI :- which is a hardware interrupt
 → It can not be disabled by the software
 → It is positive edge triggered interrupt
 → when it occurs type 2 interrupt occurs in the 8086.
 → which is generally is in power failure systems.

INTR :- this interrupt is level triggered hardware interrupt.
 → which depends upon the status of IF.
 → when $IF=1$, $INTR=1$ the 8086 gets interrupted
 → when $IF=0$, $INTR=1$, the INTR is disabled.

CLK :- the clock signal must have the duty cycle of 33% to provide the proper internal timing for the 8086.

Its maximum frequency is 5, 8 and 10 MHz.

VCC :- this power supply pin provides the +5V DC. The variation allowed in the power supply input is 10%.

BHE/S7 :- this bus high enable pin is used in the 8086 to enable the most significant data bus (D15-D8) during read or write operation.

35

⇒ Address and data lines (AD0-AD15)

→ these pins are act as the multiplexed address and data bus of the microprocessor.

→ when ever ALE pin is high these pins carry the address, and when ALE pin is low these pins carry the data.

→ using two external octal latches along with ALE signal, these pins can be demultiplexed into the address bus (AD15-AD0) and data bus (D15-D0).

⇒ A19/S6 - A16/S3 (Address / Status) lines.

→ these pins are multiplexed to provide the address signals A19-A16 and the status bits S6-S3.

→ when ALE = 1 these pins carry the address and

when ALE = 0, they carry the status lines.

→ using one external latch along with ALE signal these lines can be demultiplexed into address

lines (A19-A16) and the status lines (S6-S3).

→ S3-S4 indicates the which segment is accessed by the 8086mp during the current bus cycle.

→ S5 reflects IF flag register.

→ S6 is always zero.

→ S7 is logic 1.

Pin Diagram of 8086 Microprocessor:-

1/4

→ Key points:-

- $\overline{MN}/\overline{MX}$:- MAX mode and min. mode.

→ In pin 31 to 24 min. mode is: \overline{HOLD} , \overline{HLDA} , \overline{WR} , $\overline{M}/\overline{IO}$, $\overline{DT}/\overline{R}$, \overline{DEN} , \overline{ALE} , \overline{INTA}

→ In pin 24 to 31 MAX mode is $\overline{RA}/\overline{A}/\overline{IO}$, $\overline{RQ}/\overline{A}/\overline{I}$, \overline{LOCK} , \overline{S}_2 , \overline{S}_1 , \overline{S}_0 , \overline{QSO} , \overline{QSI} .

→ A system having only one processor without any

co-processor is set be configured is min mode.

→ Pin 33 $\overline{MN}/\overline{MX}$ is connected VCC than 8086. For to min mode.

→ A system having an option multiple processor with are without co-processor is set be configured.

→ Pin 33 $\overline{MN}/\overline{MX}$ is connected GND

→ \overline{ACTIVE} Low (0)

→ \overline{ACTIVE} High (Logic 1).

→ Common pins of 8086:-

- ① $\overline{AD}_{15} - \overline{ADD}$
- ② $\overline{A}_{16}/\overline{S}_6 - \overline{A}_{16}/\overline{S}_3$
- ③ \overline{NMI}
- ④ \overline{INTR}
- ⑤ CLK
- ⑥ VCC
- ⑦ $\overline{BHE}/\overline{S}_7$
- ⑧ $\overline{MN}/\overline{MX}$
- ⑨ \overline{RD}
- ⑩ TEST
- ⑪ READY
- ⑫ RESET
- ⑬ GND

33

14. A19/S6 - A16/S3:- address / status bus (multiplexed) (3)

Memory address A19 - A16 status bits S6 - S3;

S6:- always remain a logic 0

S5:- indicate condition of flag bits (IF)

15. S4, S3:- these two pins represent which segment is currently the processor accessing.

w.k.t there are totally 4 segments.

| | S4 | S3 |
|------------------------|----|----|
| ① Extra segment | 0 | 0 |
| ② stack segment | 0 | 1 |
| ③ code (or) NO segment | 1 | 0 |
| ④ data segment | 1 | 1 |

16. RD:- Read signal is active low pin there are activated when logic '0' is given.

When it indicates $RD = 0$, the processor is performing a read operation from memory or I/O device.

17. VCC (power supply):- we have a supply pin and

the maximum voltage we can give at here is +5.0V.

System can share the Bus.

11. $\overline{R}_i / \overline{U}_i / \overline{R}_o / \overline{U}_o$ (Request/Grant) :- In case of maximum mode if multiple processors are connected to the other processor wants to access the system Bus then it is going to request processor which is currently using the system Bus with the help of the pins.

12. $\overline{MN} / \overline{MX}$:- selecting the minimum mode or maximum mode. If this particular pin is connected to Vcc or programmed to 1 then it means that we are operating the processor in minimum mode. If the pin is connected to ground then the pin is connected to max mode.

13. $\overline{BHE} / \overline{S7}$:- Bus High Enable
these two pins representing what type of data processor accessing.

| \overline{BHE} | $\overline{A0}$ | Indication :- |
|------------------|-----------------|-----------------------------|
| 0 | 0 | Whole word |
| 0 | 1 | upper data / from odd Bank |
| 1 | 0 | lower data / from even Bank |
| 1 | 1 | None |

8. Qs1 & Qs0 :- It gives the status of Instruction Queue.

| <u>Qs1</u> | <u>Qs0</u> | <u>Meaning</u> |
|------------|------------|---------------------------------|
| 0 | 0 | No operation |
| 0 | 1 | first byte of opcode from queue |
| 1 | 0 | queue is cleared |
| 1 | 1 | Next byte of opcode from queue |

9. S0, S1, S2 :- This indicates the type of operation carried out by the processor

| <u>S0</u> | <u>S1</u> | <u>S2</u> | <u>Function</u> |
|-----------|-----------|-----------|---------------------------|
| 0 | 0 | 0 | Interrupted acknowledge |
| 0 | 0 | 1 | I/O Read |
| 0 | 1 | 0 | I/O write |
| 0 | 1 | 1 | Halt (Not doing anything) |
| 1 | 0 | 0 | opcode fetch |
| 1 | 0 | 1 | Memory read |
| 1 | 1 | 0 | Memory write |
| 1 | 1 | 1 | passive (Ideal state). |

10. Lock :- It is going for lock the system bus from preventing others to access the Bus until the Instruction is executed.

If Lock = 0, then the Bus is locked so that no system can share the bus.

Lock = 1 then the Bus is not locked so that any

the data lines during Time T_3 , T_4 and T_4 .

3. NMI :- (Non maskable Interrupt) :- It is not user controlled. In this when an interrupt is generated the processor must and should go for that particular interrupted device.

4. INTR :- It is user controllable we can enable or disable the interrupt. If we enable the processor receives the interrupt and do service for that interrupted device.

5. CLK :- The clock signal used for synchronization b/w processor and all components.

6. READY :- It is a active high pin. It is activated when logic 1 is given. This pin is used by the external peripherals.

when $READY = 0$: It says it is not ready to accept data

$READY = 1$ It says it is ready to accept data

7. TEST :- This pin is used along with wait instruction. When ever the wait instruction is executed the processor remains at wait state (or) hidden state and the test pin goes high as soon it goes low and it will continue its execution.

INTA:- \overline{INTA} is used to place the interrupt type or vector number in data bus in response to the INTR interrupt.

HOLD:- The hold input requests a direct memory access (DMA) and is generated by the DMA controller.
 → for logic -1:- the 8086 completes the current execution and places the 3-busses in high impedance state.
 → for logic -0:- execution is normal.

HLEDA:- this indicates that the 8086 microprocessor entered in to hold state and this pin is connected to the DMA controller.

Function of pins in maximum mode:-

- \overline{SD} , $\overline{S1}$, $\overline{S2}$
- \overline{LOCK}

→ $QS1$ and $QS0$ status bits indicates the function of the current bus cycle.

→ these signals are normally decided by the 8288 bus controller.

| Controller | $\overline{S0}$ | $\overline{S1}$ | $\overline{S2}$ |
|------------|-----------------|-----------------|-----------------|
| | 0 | 0 | 0 |
| | 0 | 0 | 1 |
| | 0 | 1 | 0 |
| | 0 | 1 | 1 |
| | 1 | 0 | 0 |
| | 1 | 0 | 1 |
| | 1 | 1 | 0 |
| | 1 | 1 | 1 |

Functions:-

- Interrupted Acknowledge
- I/O read
- I/O write
- Halt (not doing anything)
- opcode fetch
- Memory read
- Memory write
- passive (Ideal state),

* Write an ALP to Arrange the given set of 8-bit numbers into descending order.

30H, 10H, 50H, 20H, 70H.

Count - 05H

ex: Location for Count: 2000H - Count Value - 05H

[3000H - 3000H] - 30H, 10H, 50H, 20H, 70H

Iteration - 1:-

● 30H 10 50 20 70

JGE - Jump greater than or Equal.

30H 10 50 20 70

Iteration - 2:-

30 50 10 20 70

50 30 70 20 10

30 50 20 10 70

50 30 70 20 10

30 50 20 70 10

50 70 30 20 10

Iteration - 3:-

30 50 20 70 10

Iteration - 4:-

50 30 20 70 10

50 70 30 20 10

50 30 20 70 10

70 50 30 20 10

50 30 70 20 10

⇒ 3000H - 70H

3001H - 50H

3002H - 30H

3003H - 20H

3004H - 10H

(5)

Iteration-3:-

10 20 30 50 70

10 20 30 50 70

10 20 30 50 70

Iteration-4:-

10 20 30 50 70

10 20 30 50 70

⇒ Program for sorting an array for 8086 microprocessor.

→ 3000H = 10H

→ 3001H = 20H

→ 3002H = 30H

→ 3003H = 50H

→ 3004H = 70H

05

Assembly Language programming of 8086

① write an ALP to Arrange the given set of 8-bit numbers into ascending order.

count = 5

30H 10H 50H 20H 70H,

Count = 05H

eg:- Location for Count : 2000H - Count Value = 05H

[3000H - 3004H] - 30H 10H 50H 20H 70H,

Iteration - 1 :- 30 10 50 20 70 → JLE

30 10 50 20 70

10 30 50 20 70 ①

10 30 50 20 70 ②

10 30 20 50 70 ③

10 30 20 50 70 ④

→ Jump less than or equal,

→ when ever first byte

is equal second byte

than no need of

exchange.

→ when ever first byte

is greater than second byte

exchange byte.

Iteration - 2 :-

10 30 20 50 70 ①

10 30 20 50 70 ②

10 20 30 50 70 ③

10 20 30 50 70 ④

49

⇒ Program to sort the given number in ascending order.

Data segment

ARR ~~DB~~ DB 30H 10H 50H 20H 70H

Data ends.

code segment

Assume CS: CODE DS: Data

START:

XOR AX, AX

MOV BL, AL

MOV CL, AL

MOV SI, 2000H

MOV BL, [SI]

DEC BL

L3: MOV CL, BL

MOV SI, 3000H

L2: MOV AL, [SI]

COM AL, [SI+1]

JLE L4

XCHG AL, [SI+1]

MOV [SI], AL

L1: INC SI

LOOP L2

DEC BL

JNZ L3

INT 3

CODE ENDS


START

→ Multiplication and

```

MUL reg 8.
MUL BL.
AH·AL = AL*BL
AH = AL*BL
MUL reg 16
MUL BX
DX AX ← AX * BX
MOV SI, 500
MOV DI, 600
MOV AL, [500]
    AL ← 03
MOV BL, [SI+1]
MUL BL
MOV [600], AX ↔ MOV [DI], AX
HLT 600 ← AL
    601 ← AH
    
```


Division:



Multiplication

```

MOV AL, 06H
MOV BL, 04H
MUL BL.
INT 3
Relat 18H
    
```



DIV


```

MOV AX, 4444H
MOV BX, 0002H
DIV BX
INT 3
    
```

Division operation:

```

DIV BL
MOV SI, 500
MOV AX, [SI]
    AX ← 000E
MOV BL, [SI+2]
MOV DI, 600
DIV BL
MOV [DI], AX
HLT
    
```



000E/04

⊖ MUL → signed
⊖ DIV

47

→ Sum of N natural numbers

Assume DS: Data; CS: Code

Data Segment


TABADR DW 6000H

ICOUNT DB 05H

Data Ends

Code Segment

Start:



```

MOV AX, DATA
MOV DS, AX
MOV SI, TABADR
MOV CL, COUNT

```

```

Loop1: MOV AL, [SI]
      ADD BL, AL

```

```

      INC SI
      DEC CL

```

```

      JNZ Loop1

```

```

      INT 03H

```

(Jump if not zero)
When CL=0 the condition is false.

code ends


end start.

ADD: ASM

Link: ADD.OBJ

CV: ADD.EXE

- SI: A
- 6000: 01
- 6001: 02
- 6002: 03
- 6003: 04
- 6004: 05



AL = 01
BL = 00
BL = 01 → BL+AL

- MOV
- ADD
- INC
- DEC
- JNZ
- INT

Mnemonics

Operands

AX, 0A19

DS, AX

SI, word PTR(9000)

2) addition program

Assume CS: code, DS: data

data segment

data1 dw 1234H

data2 dw 4321H

data ends

code segment

start:

MOV AX, data

MOV DS, AX

MOV AX, data1

MOV BX, data2

ADD AX, BX

INT 03h

code ends

ends start

③ Alignment directives - EVEN

→ Align as even memory address. the directive EVEN is used to inform the assembler to increment the location counter to the next even memory address if it is not pointing to even memory location already

```
data segment
sum db 10
.Even
items dw 100 dup(?)
data ends.
```

→ ORG : Originate
→ ORG 1000.

④ Program end directive :-

END - END PROGRAM: the END directive is put after the last statement of a program to tell the assembler that this is the end of the program module.

```
code segment
-----
-----
ends
dat segment
-----
-----
data ends
end
```

⑤ value returning attribute directives :-

LENGTH: The directive length informs the assembler about the number of elements in a data item such as an array.
EX: - MOV AX, LENGTH ITEMS.

CODE SEGMENT

2

CODE ENDS

ENDS [end segment]: this directive is used with the name of a segment to indicate the end of the logical segment. ENDS is used with the segment directive to bracket a logical segment containing instruction or data.

```
data segment
n1 db 05h
n2 db 04h
sum db ?
```

ASSUME: the assume directive is used to tell the assembler the name of the logical segment it should use for a specified segments. [CS, DS, SS, ES].
the statement:

ASSUME CS: code.
→ Tells the assembler that the instructions for a program are in a logical segment named code.

```
Assume CS: code, DS: data
```

```
Mov ax, data
```

```
mov ds, ax
```

```
--- ---  
Code Ends
```

```
Data segment
```

```
--- ---  
Data Ends
```

23

- ⑥ procedure definition directives.
- ⑦ Macro definition directives.
- ⑧ Data control directives.
- ⑨ Header file inclusion directives.
- ⑩ Data definition and storage allocation directives.

→ Data definition directives are used to define the program variables and allocate a specified amount of memory to them.

→ They are of type BYTE, WORD, Double word, Quad word and Ten byte and their size in bytes are 1, 2, 4, 8 and 10 respectively.

→ the data definition directives are DB, DW, DD, DQ, DT.

DB = Define byte - 1 byte

DW = Define word - 2 byte

DD = Define double word - 4 byte

DQ = Define quad byte - 8 byte

DT = Define Ten bytes - 10 bytes.

⑪ Program Organization Directives:-

→ SEGMENT: the segment directive is used to indicate the start of a logical segment. Preceding the segment directive the name you want to give the segment.

↓

Assembler Directives:- Assembler Directives are instructions entered into the source code along with the assembly language. pseudo instructions (Assembler Directives) do not get translated into object code, but are used as special instructions to the assembler to perform some special functions.

→ The Directives control the generation of machine code and organizations of the program.

→ Assembly language programs are composed of two types of statements.

① the Instructions which can be translated to machine code, by the assembler.

② the Directives that directs the assembler during the assembly process for which no machine code is generated.

Types of Assembler Directives:-

① Data definition and storage allocation directives.

② Program organization directives.

③ Alignment directives.

④ Program end directive

⑤ Value returning attribute directives.

Q₅₀ and Q₅₁ :- the queue status bits indicates the ^{4/4} status of the internal instruction queue.

| <u>Q₅₀</u> | <u>Q₅₁</u> | <u>Function</u> :- |
|-----------------------|-----------------------|---------------------------|
| 0 | 0 | No operation |
| 0 | 1 | First Byte of opcode |
| 1 | 0 | Queue is Empty. |
| 1 | 1 | Subsequent Byte of opcode |

LOCK :- when it is logic low system bus can not be share by other co-processors.

$\overline{RQ}/\overline{GT}$ (Request/Grant) :- these signals are as inputs and outputs.

→ other processors send request for the system bus
an 8086 microprocessor sends the grant for that request using these signal.

=> Program to sort the given number descending order

Data SEGMENT

ARR DB 30H 10H 50H 20H 70H

Data Ends.

CODE SEGMENT

Assume CS:CODE

START:

XOR AX, AX

MOV BL, AL

MOV CL, AL

MOV SI, 2000H

MOV BL, [SI]

DEC BL

L3: MOV CL, BL

MOV SI, 3000H

L2: MOV AL, [SI]

CMP AL, [SI+1]

JGE L4

XCHG AL, [SI+1]

MOV [SI], AL

L4: INC SI

LOOP L2

DEC BL

JNZ L3

INT 03

CODE ENDS

END START

↓ Relat
=> 70 50 30 20 10

(52)

Introduction to microcontrollers:-

Microprocessor :- The microprocessors contain no RAM, no ROM and no I/O ports on the chip itself.




fig:- General-purpose microprocessor system.

Microcontroller :- A microcontroller has a CPU (a μp) in addition to a fixed amount of RAM, ROM, I/O ports, and a timer all on a single chip.




fig:- Microcontroller.

→ In 1981, Intel Corporation introduced an 8-bit microcontroller called the 8051. This microcontroller had 128 bytes of RAM, 4K bytes of on-chip ROM, two timers, one serial port, and four ports (each 8-bits wide) all on a single chip.


Microprocessor

- ① Microprocessor contains ALU, general purpose registers, stack, stack pointer, program counter, clock timing ckt & interrupt ckt.
- ② It has many instructions to move data b/w memory & CPU.
- ③ It has one or two bit handling instructions.
- ④ Less no. of pins are multifunctioned.
- ⑤ It has single memory map for data & code (program).
- ⑥ Access time for memory & I/O devices are more.
- ⑦ Microprocessor based system requires more hardware.
- ⑧ Microprocessor based system is more flexible in design point of view.

Microcontroller

- ① microcontroller contains the circuitry of microprocessor & in addition it has built in ROM, RAM, I/O devices, timers & counters.
- ② It has one or two instructions to move data b/w memory & CPU.
- ③ It has many bit handling instructions.
(ex: CLR, SETB P1.0 etc.).
- ④ More no. of pins are multifunctioned.
- ⑤ It has separate memory map for data & code (program).
- ⑥ Less access time for built-in memory & I/O devices.
- ⑦ Microcontroller based system requires less hardware reducing PCB size & increasing the reliability.
- ⑧ less flexible in design point of view.

8051 Pin diagram



Pins 1-8 :- port 0 :- Each of these pins can be configured as I/O or I/P pins.

Pin 9 :- RST (Reset) :- It is an active high signal, when a pulse (square wave) is applied to this pin, microcontroller will terminate all its activities & reset.

Program counter is loaded with 0000.

* List the specific features of 8051 microcontroller.

→ the salient features of 8051 microcontroller are.

- ① 8-bit CPU
- ② Internal ROM of 4K bytes.
- ③ Internal RAM of 128 bytes.
- ④ 32 I/O pins.
- ⑤ two 16-bit Timers/counters (T₀ & T₁)
- ⑥ 8-bit stack pointer (SP)
- ⑦ 8-bit program counter (PC) & data pointer (DPTR)
- ⑧ 8-bit program status word (PSW)
- ⑨ 6 Interrupt sources with priority levels.
- ⑩ Full duplex serial data transmitter/receivers.
- ⑪ on-chip oscillator circuits.

* Comparison of 8051 family members.

| Feature | 8051 | 8052 | 8031 |
|--|------|------|------|
| ① ROM (on-chip program space in bytes) | 4K | 8K | 0K |
| ② RAM (bytes) | 128 | 256 | 128 |
| ③ Timers | 2 | 3 | 2 |
| ④ I/O pins | 32 | 32 | 32 |
| ⑤ Serial port | 01 | 01 | 01 |
| ⑥ Interrupt sources | 06 | 08 | 08 |

③ 16-bit microcontroller:- * CPU can handle only two bytes at a time.

* designed for high speed / high performance applications. these provide large program & data memory spaces for more flexible I/O capabilities, greater speed & less cost than any previous microcontrollers.

| <u>Manufacturer</u> | <u>Model</u> | <u>Word</u> | <u>RAM</u> | <u>ROM</u> |
|---------------------|--------------|-------------|------------|------------|
| Intel | 80C196 | 64 | 1-kbytes | 32-kbytes. |
| Hitachi | H8/S32 | 84 | 232-kbytes | 8-kbytes. |

④ 32-bit microcontroller:-

* CPU can handle 32-bit data at a time

* designed for applications such as robotics control, highly intelligent instrumentation, image processing & other high end control systems.

Ex: Intel 80960

ARM processor.

overview of 8051 microcontroller

(2)

→ Microcontroller survey:-

① 4-bit microcontroller:-

- * CPU can handle only 4-bit of data at a time.
- * these microcontroller are introduced 1st & are still used in very small appliances.

Applications:- In toys.

eg:-

| s.no | manufacture | model | RAM | ROM |
|------|-------------|---------|-----------|------------|
| 1 | Hitachi | HT16540 | 32-bytes | 512 bytes. |
| 2 | Foshiba | 9L6547 | 128 bytes | 2K-bytes. |

② 8-bit microcontroller:-

- * CPU can handle 8-bits at a time
- * 8-bit size of data is proven to be very useful data size because ASCII data is stored in 8-bit format. this makes 8-bits a good choice for data communication.
- * Most of memory ICs are arranged in 8-bit configuration, which can be interfaced easily to data buses of 8-bits.

Applications:- variety of applications that involve limited calculations & simple control operations such as washing

machines, TV etc.

| Manufacturer | Model | No. of pins | RAM | ROM |
|--------------|-------|-------------|-----|----------|
| Intel | 8051 | 40 | 128 | 4K-byte |
| Intel | 8052 | 40 | 256 | 8K-byte. |

(4)

Pins 10-17: Port 3:- Each of these pins can be configured as I/P or O/P Pins.

Pins 10 & 11: RxD & TxD:- 8051 has serial data communication circuits that use 'SBUF' register to hold the data & 'SCON' to control the data communication.

* the data is transmitted out of 8051 through the TxD line.

* the data is received by 8051 through the RxD line.

Pin 12: INT0 & Pin 13: INT1 } Interrupt 0 & Interrupt 1 are two Interrupt Pins that are triggered by external circuits.

Pins 14 & 15: T0 & T1:- The 8051 has two 16-bit Timers/counters.

T0 → Timer 0 register (16-bit)

T1 → Timer 1 register (16-bit)

* They can be used either as Timers to generate a time delay or as counters to count events happening outside the microcontroller.

Each 16-bit registers can be accessed as two separate 8-bit registers.

Pins 16 & 17: \overline{RD} & \overline{WR} :- these are active low pins

When $\overline{RD} = 0$, microcontroller reads the data from External RAM.

When $\overline{WR} = 0$, microcontroller writes the data into External RAM.


② Bit-Addressable register:-

(14)

- the 8051 provides 16-bytes of a bit addressable area. It occupies RAM area from 20h to 2Fh, forming a total of 128 addressable bits (i.e. 16 bytes \times 8-bits = 128 bits).
- the addressable bit may be specified by its bit address of 00h to 7Fh.
- 8-bit may form any byte address from 20h to 2Fh.

③ General Purpose Register:- The RAM area above bit addressable area from 30h to 7Fh is called General-purpose Register RAM.

② External data memory:-



② Program memory (ROM) (or)

→ program memory (ROM) can be classified into two types

① Internal ROM (or) on-chip ROM


② External ROM (or) off-chip ROM

① Internal ROM (or) on-chip ROM:-

→ the 8051 has 4-Kbytes of Internal ROM with address ranges from 0000 to 0FFFh

→ the 8051 has control pins such as \overline{PSEN} (Program Store Enable) & \overline{EA} (External Access)

- > Only one register bank is in use at a time.
- > you can access the register by name, for this corresponding bank must be selected. In order to select the bank, we have to use the RS0 and RS1 bits of the program status word (PSW) register.
- > when RS1 is RESET, the Bank 0 is selected.



working Register (50)

Bit Addressable Register (16)

General Purpose Register (80)

| SNO | BANK | No. of Register | Register Name | Address Range |
|-----|--------|-----------------|---------------|---------------|
| 1 | Bank 0 | 8 | R0 - R7 | 00h to 07h |
| 2 | Bank 1 | 8 | R0 - R7 | 08h to 0fh |
| 3 | Bank 2 | 8 | R0 - R7 | 10h to 17h |
| 4 | Bank 3 | 8 | R0 - R7 | 18h to 1fh |

Memory Organization of 8051

13

→ The memory organization of 8051 microcontroller is classified into two types.

① Data memory (RAM)

② Program memory (ROM)

① Data memory :- Data memory can be classified into two types.

① Internal data memory (On-chip memory)

② External data memory (Off-chip memory)

① Internal data memory (or) on-chip memory :-

→ The 8051 has 128 byte internal RAM, the internal RAM of 8051 is organized into three different areas.

→ From 00H to 7FH, the first 32B i.e. memory from addresses 00H to 1FH consists of 32 working registers.

① working register.

② Bit Addressable register

③ General purpose register

① working register :- The 1st 32 bytes from address 00H to 1FH of internal RAM consists 32 working registers. i.e.

→ Register are organized as four banks with 8 register in each bank.

→ Each register can be addressed by name or by its RAM address.

⑤ Branch Instruction set (Control transfer instruction)

→ these instructions are used to change the flow of the program by changing the content of PC

Jump:- the permanently changes the program flow.

Jump with out conditions:-

- * AJmp <address 11 bits> - Absolute Jump
- * LJmp <address 16 bits> - long Jump
- * SJmp <address> - short Jump.

Jump with conditions:-

- JZ address: Jump if Accumulator is zero
- JNZ address: Jump if Accumulator is set zero
- JC address: Jump if carry flag is set.
- JNC address: Jump if $CF=0$
- JB address: Jump if the target bit is set.
- CJNE <destination>, <source>.
compare and Jump if not equal
- DJNZ → decrement and Jump if not zero.
- NOP → no operation.


CALL:- It temporary changes the program flow to allow the subroutine program,

- LCALL → long CALL
- ACALL → Absolute CALL.


* Logical Exclusive -OR operation.

```
EX: XRL A, #15H
     XRL A, 20H
```

* clear the accumulator;



* complement the accumulator;



* Rotate Instructions:

RL A: Rotate the accumulator left

RLC A: Rotate the content of 'A' towards left with carry.

RR A: Rotate Right

RRC A: Rotate Right with carry.

* SWAP A: swap the nibbles with in the accumulator

④ 8-bit level logical instructions or Boolean Instruction Set

- CLR → clear the carry flag / any bit
- SETB → set the carry flag / bit
- CPL → complement the bit
- ANL C, <source-bit> logical AND operation for bit variables.
- ORL C, <source-bit>
- MOV <destination bit>, <source>

* Division :-

DIV AB

[R] ← Quotient of $A \div B$

[B] ← Remainder of $A \div B$

* Increment :-

INC A

→ Increment the content of A by 1

[R] ← [R] + 1

* Decrement :-

DEC A; [R] ← [R] - 1

Decrement the content of A by 1

* Decimal Arithmetic Instruction :-

DA A; Decimal Adjust Accumulator

for BCD addition.

③ Logical Instruction :-

→ Byte level [8 bit]

Bit level logical instructions.

Byte level logical instructions

Logical AND Instruction.

ANL <destination>, <source>

Ex:-

ANL A, #15H

ANL A, R1

Logical OR Instruction :-

ORL <destination>, <source>

Ex:-

ORL A, #15H

ORL A, R1.

ORL A, 20H

ORL A, @R1.

→ data transfer with stack:

push <source> → push onto the stack

pop <destination> → pop from the stack

→ data external instructions:

XCH

XCH R₁, R₂

XCHD

Arithmetic Instructions:

These instructions implement arithmetic and logical operations along with increment, decrement and decimal adjust operations.

Accumulator is a compulsory destination operand for two-operand instructions.

Immediate operand can be only source and not a destination operand.

* Addition: → ADD A, <source>

ADD A, #05H → [A] ← [A] + 05

ADD A, R₁

→ ADC A, <source> ; Add with carry

[A] ← [A] + [source] + CY

ADC A, 25H

* Subtraction:

SUBB A, <source>

ex:

[A] ← [A] - [source] - CY

SUBB A, R₀

SUBB A, @R₁

SUBB A, #15H

* Multiplication:

MUL AB

[A] - lower ⁸ bits of AB

[B] - higher bits of AB

[8 bit × 8 bit = 16 bit]

* 8051 Instruction Set; 8051 Instruction can be categorized in the following categories.

- ① Data Transfer Instruction set 28
- ② Arithmetic Instruction set 24
- ③ Logical Instruction set 25
- ④ Boolean Instruction (or) Bit manipulation 17
- ⑤ Control Transfer Instruction, (or) Branching Instruction set 17.

① Data Transfer Instruction;

→ These instruction implement a bit, byte (or) 16-bit data transfer operations b/w the 'src' (source) and 'dst' (destination) operands.

→ Both operands can be internal direct data memory operands.

→ Both cannot be direct and/or indirect register operands R₀ to R₇.

→ Immediate operand can be only a source and not a destination.

→ Only R₀ and R₁ are used for indirect addressing mode.

Ex: ① MOV <destination>, [source].

→ used to move the data from the source to destination

MOV A, R₁

MOV A, #50H

② → MOR x <destination>, <source>

to access external data memory (RAM)

MOV A, R₁

③ MOVC <destination>, <source>

to access external ROM / EPROM [program memory-code]

↳ when R0 and R1 are cited as pointers, that is, when they hold the addresses of RAM locations, they must be preceded by the @ sign, as shown below. (10)

mov A, @R0

mov @R1, B

⑤ Indexed addressing mode: only program memory can be accessed using this addressing mode. Basically, this mode of addressing is accomplished in 8051 for look-up table manipulations. Program counter or data pointer are the allowed 16-bit address storage registers, in this mode of addressing.

ex: `movc A, @A+DPTR; mov DPTR, #0800h`
→ the 16-bit register DPTR and register A are used to form the address of the data element stored in on-chip ROM. Because the data elements are stored in the program (code) space ROM of the 8051, the instruction `movc` is used instead of `mov`. The 'c' means code.

— o —

MOV R0, A

MOV R3, A

MOV A, R5

ADD A, R8

MOV R6, A

And destination registers must match in size. In other words, coding "MOV DPTR, A" will give an error, since the source is an 8-bit register and the accumulator is a 16-bit register.

→ Notice that we can move data between the accumulator and Rn (for n=0 to 7) but movement of data between Rn registers is not allowed.

ex: "MOV R4, R7" is invalid.

Direct addressing mode: In this mode of addressing, the operands are specified using the 8-bit address field in the instruction format. Only internal data RAM and SFRs can be directly addressed.

ex: MOV R0, 89H; → save content of RAM location 89H in R0.

MOV 56H, A; → save content of A in RAM location 56H

MOV R4, 7FH; → move contents of RAM location 7FH to R4.

Indirect addressing mode: In the register indirect addressing mode, a register is used as a pointer to the data.

If the data is inside the CPU, only registers R0 and R1 are used for this purpose.

Addressing modes of 8051:-

-> The way of accessing data are called addressing modes.

Addressing modes can be classified as

- ① Immediate addressing mode
- ② Register addressing mode
- ③ Direct addressing mode
- ④ Indirect addressing mode
- ⑤ Indexed addressing mode

① Immediate addressing mode:- In this mode, an immediate data, i.e. a constant is specified in the instruction after the opcode byte. In this addressing mode, the source operand is a constant. Notice that the immediate data must be preceded by the pound sign, "#". This addressing mode can be used to load information into any of the registers, including the DPTR register.

Ex:-

```

MOV A, #25H.
mov R4, #62
mov DPTR, #4521H. -> mov DPL, #21
                    mov DPH, #45.
  
```

mnemonics -> MOV, mov
 register -> A, R4, DPTR
 operands -> #25H, #62, #4521H, #21, #45
 constant values -> #25H, #62

② Register addressing mode:-

Register addressing mode involves the use of registers to hold the data to be manipulated. examples of register addressing mode follow.

D3 to D0 bit then $nc=1$, otherwise $nc=0$.

R51 & R50:- Register Bank Selector.

| R51 | R50 | Register Bank | Address |
|-----|-----|---------------|-----------|
| 0 | 0 | 0 | 00H - 07H |
| 0 | 1 | 1 | 08H - 0FH |
| 1 | 0 | 2 | 10H - 17H |
| 1 | 1 | 3 | 18H - 1FH |

Overflow Flag (OF):-

→ OF flag is set to 1 if either of the following two conditions occurs:

① there is a carry from D6 to D7 but no carry out of

D7 ($cy=0$)

② there is a carry out from D7 bit ($cy=1$) but no carry from D6 to D7-bit.

Parity Flag (P):- Parity flag indicates the number of

1's present in the accumulator.

* If the number of 1's in the accumulator is odd then $P=1$.

* If the number of 1's in the accumulator is even then $P=0$.

Special Function Registers (SFR):-

the operations of 8051 are done by a group of specific internal registers, each called a special function register (SFR).

(11)
✓ PC is the only register that does not have an internal address.

I/O ports (I/O ports):

- the 8051 has 32 I/O pins configured as four 8-bit parallel ports i.e. port 0, port 1, port 2 and port 3.
- * All four ports are bi-directional i.e. each pin can be configured as I/P or O/P under software control.


Timers and counters:

* 8051 has two 16-bit registers namely T0 & T1 either for timer or counter.

* the two timers or counters are divided into two 8-bit registers called timer low (TL0, TL1) and timer high

(TH0, TH1).

Program status word (PSW) or flag register:



Carry flag (CY): After performing arithmetic & logic

operation if there is a carry out from the msb (D7-bit) then $CY=1$, otherwise $CY=0$.

Auxiliary carry flag (AC): After performing arithmetic & logic operation if a carry is generated from

* The stack pointer register is used by the 8051 to hold an internal RAM address that is called the top of the stack.

* When 8051 is RESET, the SP is set to 07h.

* The storing of a CPU register in the stack is called a push.

* Loading the contents of the stack back into the CPU register is called a pop.

Data pointer (DPTR):-

* DPTR is a 16-bit register, which holds a 16-bit address.

* DPTR can be splitted into two parts.

1) DPH → Data pointer high byte having internal address 83h.

2) DPL → Data pointer low byte having internal address 82h.

→ The DPTR does not have a single internal address.

Program Counter (PC):-


* PC is a 16-bit register which holds the address of the

* next instruction to be executed. The PC is automatically incremented after every instruction byte is fetched.

* The 8051 has 16-bit PC hence it can address upto 2^{16} bytes i.e. $2^{16} = 64k$ -bytes of memory.

Internal Rom:

* The 8051 has 4-kbytes of Internal Rom with address space from 0000h to 0FFFh.



* The program address higher than 0FFFh, which exceeds the Internal Rom capacity will cause the 8051 to automatically fetch code bytes from external program memory:

A Register (Accumulator):

* Accumulator is a 8-bit register & is widely used for many operations like addition; subtraction; multiplication; division & boolean bit manipulations.

* The A-register is also used for all data transfers b/w the 8051 and any external memory.

B-Register: The B-register is used with the A-register for multiplication & division operations & has no other function other than as a location where data may be stored.

Stack pointer (8-bit):

* The stack refers to an area of Internal Ram used by the 8051 to store & retrieve (take back) data quickly.

* The Register used to access the stack is called the stack pointer (SP) Register.

* The 8051 has 128 byte Internal RAM, the Internal RAM of 8051 is organized into three distinct areas.

- ① working registers.
- ② Bit addressable registers.
- ③ General Purpose registers.

* working registers:- The 1st 32 bytes from address 00h to 1Fh of Internal RAM constitutes 32 working registers. i.e.

Bank 0 → 8 registers (R0-R7): 00h to 07h

Bank 1 → 8 registers (R0-R7): 08h to 0Fh

Bank 2 → 8 registers (R0-R7): 10h to 17h

Bank 3 → 8 registers (R0-R7): 18h to 1Fh

* Bits R50 & R51 in the PSW determine which bank of registers is currently in use.

* when 8051 is RESET, the Bank 0 is selected.

* Bit addressable registers:-


* The 8051 provides 16 bytes of a bit addressable area. It occupies RAM area from 20h to 2Fh forming a total of 128 addressable bits (16 bytes × 8 bits = 128 bits).

* General Purpose registers:- the RAM area above bit addressable area from 30h to 7Fh is called general purpose RAM. It is addressable as byte.

Central processing unit (CPU):-

(6)

- * The 8051 CPU consists of 8-bit arithmetic & logic unit with associated registers like A, B, Psw, SP, 16-bit program counter & Data pointer registers (DPTR)
- * The 8051's ALU can perform arithmetic & logic functions on 8-bit variables. The arithmetic unit performs addition, subtraction, multiplication & division.
- * The logic unit can perform logical operations such as AND, OR & EX-OR; as well as rotate, clear & complement.



* Architecture of 8051 :-





Fig: Architecture of 8051

Pin 30: ALE (Address Latch Enable): (5)

- when $ALE = 1$, port 0 is providing lower order address ($A_0 - A_7$)
- when $ALE = 0$, port 0 is used as data lines.

Pin 31: \overline{EA} (External Access):

- * this pin is used when ever external memory is used.
- * when \overline{EA} is connected to VCC i.e. $\overline{EA} = 1$, code is stored in internal ROM, the program is fetched from address location 0000 to 0FFFh.
- * when \overline{EA} is connected to GND i.e. $\overline{EA} = 0$, code is stored in external ROM, the program is fetched from address location 0000 to FFFFh.

Pins 32-39: If external memory is not used, then these pins can be used as I/p's or o/p's.

- * If external memory is used then the lower address i.e. $A_0 - A_7$ will appear on this port.

Pin 40: VCC: DC power supply +5V is connected to this pin.

Pin 18 & 19: XTAL2 & XTAL1




Fig: Crystal or Ceramic Resonator oscillator circuit.

* The 8051 has an on-chip oscillator but requires an external clock to run it. A quartz crystal oscillator is connected to IP's XTAL1 & XTAL2 with two capacitors having value 30pF.

* If an external frequency (from AFO) have to be applied. then it must be applied b/w XTAL1 & GND. XTAL2 must be left open.

* oscillator frequency may vary from 10MHz to 40MHz.

Pin 20: VSS: It is a ground pin.


Pins 21-28: port 2: If external memory is not used. these pins can be used as IP's or OP's

* If external memory is used then the higher address i.e. A8-A15 will appear on this port.

Pin 29: \overline{PSEN} (program store Enable): If the memory access is for the byte of program code in the ROM, then \overline{PSEN} signal goes low & the data byte from the ROM is placed on the data bus.


that determines whether external memory is accessed or internal memory is accessed.

→ If \overline{EA} pin is connected to V_{CC} (usually +5V) then the program memory accessed by the chip is internal memory. 0000h



(ii) External Memory (or) ROM.

→ When \overline{EA} pin is connected to V_{SS} (0V & Ground) then the 8051 can access external memory. starting from address 0000h to FFFFh



Note! On-chip rom address 0000h to 0FFFh
 off-chip rom address 0000h to FFFFh